Home
News
Problems
FAQ
Registration
Winners
History
Contact
Contest Problems
Problem A
Hardware Trojan Detection on Gate Level Netlist
*last update 07/29
(
Q&A
)
*last update 09/03
(
Trojan Definition
)
*last update 04/26
(
testcase
)
*last update 07/29
(
alpha test result
)
*last update 08/09
(
beta test result
)
*last update 08/09
(Cadence Design Systems, Inc.)
Problem B
Power and Timing Optimization Using Multibit Flip-Flop
*last update 08/21
(
Q&A
)
*last update 09/03
(
alpha test result
)
*last update 07/18
(
parse_report_qor_summary.py
)
*last update 08/15
(
public_cost.tcl
)
*last update 08/15
(
parse_report_power.py
)
*last update 08/15
(
the compatible cell list
)
*last update 08/14
(
beta test result
)
*last update 08/21
(
revision of initial weight score
)
*last update 09/05
(Synopsys, Inc.)
Problem C
Incremental Placement Optimization Beyond Detailed Placement:Simultaneous Gate Sizing, Buffering, and Cell Relocation
*last update 09/04
(
Q&A
)
*last update 09/10
(
testcase
)
*last update 05/06
(
Example Docker Script
)
*last update 09/02
(
alpha test result
)
*last update 09/02
(
beta test result
)
*last update 09/10
-> Environment setup time limit: 2 hours.
-> Runtime limit of each test case: 2 hours.
(NVIDIA Research)
Please
read FAQs
for more information, or
contact us
for any further question.
Copyright © 2025 CAD Contest. All Rights Reserved.
